URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vlddqu-256-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do run } */
/* { dg-require-effective-target avx } */
/* { dg-options "-O2 -mavx" } */
 
#include "avx-check.h"
 
void static
avx_test (void)
{
  int e[8]={ 23, 67, 53, 6, 4, 6, 85, 234};
  union256i_d u;
 
  u.x = _mm256_lddqu_si256 ((__m256i *) e);
 
  if (check_union256i_d (u, e))
    abort ();
}

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do run } */`
2			`/* { dg-require-effective-target avx } */`
3			`/* { dg-options "-O2 -mavx" } */`
4
5			`#include "avx-check.h"`
6
7			`void static`
8			`avx_test (void)`
9			`{`
10			`int e[8]={ 23, 67, 53, 6, 4, 6, 85, 234};`
11			`union256i_d u;`
12
13			`u.x = _mm256_lddqu_si256 ((__m256i *) e);`
14
15			`if (check_union256i_d (u, e))`
16			`abort ();`
17			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vlddqu-256-1.c] - Blame information for rev 338