OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vmovdqa-256-2.c] - Blame information for rev 779

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
void static
8
avx_test (void)
9
{
10
  union256i_d u;
11
  int e [8] __attribute__ ((aligned (32))) = {0};
12
 
13
  u.x = _mm256_set_epi32(23, 67, 53, 6, 4, 6, 85, 234);
14
  _mm256_store_si256 ((__m256i *)e, u.x);
15
 
16
  if (check_union256i_d (u, e))
17
    abort ();
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.