URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-14.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* PR target/40838 */
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
/* { dg-options "-w -mstackrealign -O2 -mpreferred-stack-boundary=4" } */
 
extern int y(int *s3);
 
extern int s1, s2;
 
int x(void)
{
  int s3 = s1 + s2;
  return y(&s3);
}
 
/* { dg-final { scan-assembler-not "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* PR target/40838 */`
2			`/* { dg-do compile { target { { ! --darwin* } && ilp32 } } } */`
3			`/* { dg-options "-w -mstackrealign -O2 -mpreferred-stack-boundary=4" } */`
4
5			`extern int y(int *s3);`
6
7			`extern int s1, s2;`
8
9			`int x(void)`
10			`{`
11			`int s3 = s1 + s2;`
12			`return y(&s3);`
13			`}`
14
15			`/* { dg-final { scan-assembler-not "andl\[\\t \]\\$-16,\[\\t \]%esp" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-14.c] - Blame information for rev 338