OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-4.c] - Blame information for rev 318

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR middle-end/37009 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
3
/* { dg-options "-w -msse2 -mpreferred-stack-boundary=2" } */
4
/* { dg-require-effective-target sse2 } */
5
 
6
#include <stdarg.h>
7
#include <emmintrin.h>
8
 
9
extern void bar (int *);
10
 
11
__m128
12
foo(va_list arg)
13
{
14
  int __attribute((aligned(16))) xxx;
15
 
16
  xxx = 2;
17
  bar (&xxx);
18
  return va_arg (arg, __m128);
19
}
20
 
21
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.