URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pentium4-not-mull.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target ilp32 } */
/* { dg-skip-if "" { i?86-*-* x86_64-*-* } { "-march=*" } { "-march=pentium4" } } */
/* { dg-options "-O2 -march=pentium4" } */
/* { dg-final { scan-assembler-not "imull" } } */
 
/* Should be done not using imull.  */
int t(int x)
{
  return x*29;
}

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target ilp32 } */`
3			`/* { dg-skip-if "" { i?86-- x86_64-- } { "-march=" } { "-march=pentium4" } } /`
4			`/* { dg-options "-O2 -march=pentium4" } */`
5			`/* { dg-final { scan-assembler-not "imull" } } */`
6
7			`/* Should be done not using imull. */`
8			`int t(int x)`
9			`{`
10			`return x*29;`
11			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pentium4-not-mull.c] - Blame information for rev 338