OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr17692.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mfpmath=sse -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
/* The fact that t1 and t2 are uninitialized is critical.  With them
5
   uninitialized, the register allocator is free to put them in the same
6
   hard register, which results in
7
 
8
        xmm0 = xmm0 >= xmm0 ? xmm0 : xmm0
9
 
10
   Which is of course a nop, but one for which we would ICE splitting the
11
   pattern.  */
12
 
13
double out;
14
 
15
static void foo(void)
16
{
17
    double t1, t2, t3, t4;
18
 
19
    t4 = t1 >= t2 ? t1 : t2;
20
    t4 = t4 >= t3 ? t4 : t3;
21
    out = t4;
22
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.