URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
#define vector __attribute__((vector_size(16)))
 
float a;
vector float f1(void) { return (vector float){ a, 0.0, 0.0, 0.0}; }
vector float f2(void) { return (vector float){ 0.0, a, 0.0, 0.0}; }
vector float f3(void) { return (vector float){ 0.0, 0.0, a, 0.0}; }
vector float f4(void) { return (vector float){ 0.0, 0.0, 0.0, a}; }
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler-not "xor" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -msse2" } */`
3			`/* { dg-require-effective-target sse2 } */`
4			`#define vector __attribute__((vector_size(16)))`
5
6			`float a;`
7			`vector float f1(void) { return (vector float){ a, 0.0, 0.0, 0.0}; }`
8			`vector float f2(void) { return (vector float){ 0.0, a, 0.0, 0.0}; }`
9			`vector float f3(void) { return (vector float){ 0.0, 0.0, a, 0.0}; }`
10			`vector float f4(void) { return (vector float){ 0.0, 0.0, 0.0, a}; }`
11			`/* { dg-final { scan-assembler-not "movaps" } } */`
12			`/* { dg-final { scan-assembler-not "xor" } } */`
13			`/* { dg-final { scan-assembler-not "%mm" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-1.c] - Blame information for rev 338