OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [20020326-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 319 jeremybenn
/* PR target/6054 */
2
/* { dg-do compile } */
3
/* { dg-options "-O -mconstant-gp" } */
4
/* { dg-final { scan-assembler "mov r1 =" } } */
5
 
6
extern void direct (void);
7
void foo(void (*indirect) (void))
8
{
9
  indirect ();
10
  direct ();
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.