URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-1.c] - Blame information for rev 321

Go to most recent revision | Details | Compare with Previous | View Log


/* For SI->DI widening multiplication we should use DINS to combine the two
   halves.  For Octeon use DMUL with explicit widening.  */
/* { dg-options "-O -mgp64 isa_rev>=2 forbid_cpu=octeon" } */
/* { dg-final { scan-assembler "\tdins\t" } } */
/* { dg-final { scan-assembler-not "\tdsll\t" } } */
/* { dg-final { scan-assembler-not "\tdsrl\t" } } */
/* { dg-final { scan-assembler-not "\tor\t" } } */
 
NOMIPS16 unsigned long long
f (unsigned int i, unsigned int j)
{
  i++;
  return (unsigned long long) i * j;
}

Line No.	Rev	Author	Line
1	321	jeremybenn	`/* For SI->DI widening multiplication we should use DINS to combine the two`
2			`halves. For Octeon use DMUL with explicit widening. */`
3			`/* { dg-options "-O -mgp64 isa_rev>=2 forbid_cpu=octeon" } */`
4			`/* { dg-final { scan-assembler "\tdins\t" } } */`
5			`/* { dg-final { scan-assembler-not "\tdsll\t" } } */`
6			`/* { dg-final { scan-assembler-not "\tdsrl\t" } } */`
7			`/* { dg-final { scan-assembler-not "\tor\t" } } */`
8
9			`NOMIPS16 unsigned long long`
10			`f (unsigned int i, unsigned int j)`
11			`{`
12			`i++;`
13			`return (unsigned long long) i * j;`
14			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [mult-1.c] - Blame information for rev 321