URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-22.c] - Blame information for rev 322

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target { powerpc*-*-* && ilp32 } } } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-O3 -maltivec" } */
/* { dg-final { scan-assembler-not "mfcr" } } */
 
#include <altivec.h>
 
int foo(vector float x, vector float y) {
        if (vec_all_eq(x,y)) return 3245;
        else return 12;
}

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile { target { powerpc--* && ilp32 } } } */`
2			`/* { dg-require-effective-target powerpc_altivec_ok } */`
3			`/* { dg-options "-O3 -maltivec" } */`
4			`/* { dg-final { scan-assembler-not "mfcr" } } */`
5
6			`#include <altivec.h>`
7
8			`int foo(vector float x, vector float y) {`
9			`if (vec_all_eq(x,y)) return 3245;`
10			`else return 12;`
11			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-22.c] - Blame information for rev 322