URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-33.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-O2 -maltivec" } */
 
/* We should only produce one vspltw as we already splatted the value.  */
/* { dg-final { scan-assembler-times "vspltw" 1 } } */
 
#include <altivec.h>
 
vector float f(vector float a)
{
  vector float b = vec_splat (a, 2);
  return vec_splat (b, 0);
}
 
 

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target powerpc_altivec_ok } */`
3			`/* { dg-options "-O2 -maltivec" } */`
4
5			`/* We should only produce one vspltw as we already splatted the value. */`
6			`/* { dg-final { scan-assembler-times "vspltw" 1 } } */`
7
8			`#include <altivec.h>`
9
10			`vector float f(vector float a)`
11			`{`
12			`vector float b = vec_splat (a, 2);`
13			`return vec_splat (b, 0);`
14			`}`
15
16

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-33.c] - Blame information for rev 338