OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [asm-es-1.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* { dg-do run } */
2
/* { dg-options "-O2" } */
3
 
4
static inline void __attribute__((always_inline))
5
f1 (void)
6
{
7
  long unused;
8
  asm volatile ("" : "=es" (unused) :: "memory");
9
}
10
 
11
static void __attribute__((noinline))
12
f2 (long *val)
13
{
14
  *val = 0x1234;
15
}
16
 
17
static long __attribute__((noinline))
18
test (void)
19
{
20
  f1 ();
21
  {
22
    long val;
23
    f2 (&val);
24
    return val;
25
  }
26
}
27
 
28
int
29
main (void)
30
{
31
  return test () != 0x1234;
32
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.