URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [avoid-indexed-addresses.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile { target { powerpc*-*-* } } } */
/* { dg-options "-O2 -mavoid-indexed-addresses" } */
 
/* { dg-final { scan-assembler-not "lbzx" } }
 
/* Ensure that an indexed load is not generated with
   -mavoid-indexed-addresses. */
 
char
do_one (char *base, unsigned long offset)
{
  return base[offset];
}
 

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile { target { powerpc--* } } } */`
2			`/* { dg-options "-O2 -mavoid-indexed-addresses" } */`
3
4			`/* { dg-final { scan-assembler-not "lbzx" } }`
5
6			`/* Ensure that an indexed load is not generated with`
7			`-mavoid-indexed-addresses. */`
8
9			`char`
10			`do_one (char *base, unsigned long offset)`
11			`{`
12			`return base[offset];`
13			`}`
14

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [avoid-indexed-addresses.c] - Blame information for rev 338