URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [indexed-addr.c] - Blame information for rev 322

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target { powerpc*-*-* } } } */
/* { dg-options "-O2" } */
 
/* { dg-final { scan-assembler "3,\.*3,\.*4" } }
 
/* Ensure that indexed address are output with base address in rA position
   and index in rB position.  */
 
char
do_one (char *base, unsigned long offset)
{
  return base[offset];
}
 

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile { target { powerpc--* } } } */`
2			`/* { dg-options "-O2" } */`
3
4			`/* { dg-final { scan-assembler "3,\.3,\.4" } }`
5
6			`/* Ensure that indexed address are output with base address in rA position`
7			`and index in rB position. */`
8
9			`char`
10			`do_one (char *base, unsigned long offset)`
11			`{`
12			`return base[offset];`
13			`}`
14

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [indexed-addr.c] - Blame information for rev 322