OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [vsx-builtin-5.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */
2
/* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */
3
/* { dg-require-effective-target powerpc_vsx_ok } */
4
/* { dg-options "-O2 -mcpu=power7" } */
5
/* { dg-final { scan-assembler "xxpermdi" } } */
6
/* { dg-final { scan-assembler-not "stxvd2x" } } */
7
 
8
/* Make sure double extract doesn't use a store instruction.  */
9
 
10
double d0(__vector double v){ return __builtin_vec_extract (v, 0); }
11
double d1(__vector double v){ return __builtin_vec_extract (v, 1); }
12
 
13
double e0(vector double v){ return __builtin_vec_ext_v2df (v, 0); }
14
double e1(vector double v){ return __builtin_vec_ext_v2df (v, 1); }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.