URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [20020116-2.c] - Blame information for rev 338

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-mcpu=supersparc" } */
 
/* This testcase ICEd on sparc64 because -mcpu=supersparc and implicit
   -m64 resulted in MASK_V8 and MASK_V9 to be set at the same time.  */
 
void bar (long *x, long *y);
 
void foo (int x, long *y, long *z)
{
  int i;
 
  for (i = x - 1; i >= 0; i--)
    {
      bar (z + i * 3 + 1, y);
      bar (z + i * 3 + 2, y);
    }
}

Line No.	Rev	Author	Line
1	326	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-mcpu=supersparc" } */`
3
4			`/* This testcase ICEd on sparc64 because -mcpu=supersparc and implicit`
5			`-m64 resulted in MASK_V8 and MASK_V9 to be set at the same time. */`
6
7			`void bar (long x, long y);`
8
9			`void foo (int x, long y, long z)`
10			`{`
11			`int i;`
12
13			`for (i = x - 1; i >= 0; i--)`
14			`{`
15			`bar (z + i * 3 + 1, y);`
16			`bar (z + i * 3 + 2, y);`
17			`}`
18			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [20020116-2.c] - Blame information for rev 338