OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc1/] [gcc/] [testsuite/] [gcc.target/] [spu/] [vector-ansi.c] - Blame information for rev 338

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 327 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-ansi" } */
3
 
4
/* This is done by spu_internals.h, but we not include it here to keep
5
   down the dependencies.  */
6
 
7
#ifndef __VECTOR_KEYWORD_SUPPORTED__
8
#define vector __vector
9
#endif
10
 
11
/* __vector is expanded unconditionally by the preprocessor.  */
12
__vector int vi;
13
__vector unsigned char vuc;
14
__vector signed char vsc;
15
__vector unsigned short vus;
16
__vector signed short vss;
17
__vector unsigned int vui;
18
__vector signed int vsi;
19
__vector unsigned long long ull;
20
__vector signed long long sll;
21
__vector float vf;
22
__vector double vd;
23
 
24
/* vector is expanded by the define above, regardless of context.  */
25
vector int vi;
26
vector unsigned char vuc;
27
vector signed char vsc;
28
vector unsigned short vus;
29
vector signed short vss;
30
vector unsigned int vui;
31
vector signed int vsi;
32
vector unsigned long long ull;
33
vector signed long long sll;
34
vector float vf;
35
vector double vd;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.