OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [mn10300/] [mn10300-protos.h] - Blame information for rev 437

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Definitions of target machine for GNU compiler. Matsushita MN10300 series
2
   Copyright (C) 2000, 2003, 2004, 2005, 2007 Free Software Foundation, Inc.
3
   Contributed by Jeff Law (law@cygnus.com).
4
 
5
This file is part of GCC.
6
 
7
GCC is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3, or (at your option)
10
any later version.
11
 
12
GCC is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with GCC; see the file COPYING3.  If not see
19
<http://www.gnu.org/licenses/>.  */
20
 
21
#ifdef RTX_CODE
22
 
23
extern void mn10300_override_options (void);
24
extern rtx legitimize_pic_address (rtx, rtx);
25
extern int legitimate_pic_operand_p (rtx);
26
extern void print_operand (FILE *, rtx, int);
27
extern void print_operand_address (FILE *, rtx);
28
extern void mn10300_print_reg_list (FILE *, int);
29
extern int mn10300_get_live_callee_saved_regs (void);
30
extern void mn10300_gen_multiple_store (int);
31
extern void notice_update_cc (rtx, rtx);
32
extern enum reg_class mn10300_secondary_reload_class (enum reg_class,
33
                                                      enum machine_mode, rtx);
34
extern const char *output_tst (rtx, rtx);
35
extern int store_multiple_operation (rtx, enum machine_mode);
36
extern int symbolic_operand (rtx, enum machine_mode);
37
extern int impossible_plus_operand (rtx, enum machine_mode);
38
 
39
extern bool mn10300_wide_const_load_uses_clr (rtx operands[2]);
40
 
41
extern bool mn10300_function_value_regno_p (const unsigned int);
42
#endif /* RTX_CODE */
43
 
44
#ifdef TREE_CODE
45
extern struct rtx_def *function_arg (CUMULATIVE_ARGS *,
46
                                     enum machine_mode, tree, int);
47
#endif /* TREE_CODE */
48
 
49
extern void expand_prologue (void);
50
extern void expand_epilogue (void);
51
extern int initial_offset (int, int);
52
extern int can_use_return_insn (void);
53
extern int mask_ok_for_mem_btst (int, int);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.