OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [config/] [xtensa/] [xtensa.opt] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
; Options for the Tensilica Xtensa port of the compiler.
2
 
3
; Copyright (C) 2005, 2007, 2008 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
mconst16
22
Target Report Mask(CONST16)
23
Use CONST16 instruction to load constants
24
 
25
mfused-madd
26
Target Report Mask(FUSED_MADD)
27
Enable fused multiply/add and multiply/subtract FP instructions
28
 
29
mlongcalls
30
Target
31
Use indirect CALLXn instructions for large programs
32
 
33
mtarget-align
34
Target
35
Automatically align branch targets to reduce branch penalties
36
 
37
mtext-section-literals
38
Target
39
Intersperse literal pools with code in the text section
40
 
41
mserialize-volatile
42
Target Report Mask(SERIALIZE_VOLATILE)
43
-mno-serialize-volatile Do not serialize volatile memory references with MEMW instructions

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.