OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [g++.dg/] [tree-ssa/] [pr41275.C] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 301 jeremybenn
// PR middle-end/41275
2
// { dg-do compile }
3
// { dg-options "-O2" }
4
// this used to ICE
5
struct ErrmsgWindow
6
{
7
    virtual ~ErrmsgWindow()
8
    {
9
      extern int _switch_mode_errorstr;
10
      _switch_mode_errorstr = 42;
11
    }
12
};
13
void ShowErrorMessage(void)
14
{
15
  ErrmsgWindow w;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.