OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.dg/] [pr44136.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* PR debug/44136 */
2
/* { dg-do compile } */
3
/* { dg-options "-w -O2 -g" } */
4
/* { dg-options "-w -O2 -g -mno-sse" { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
5
 
6
#define vector __attribute((vector_size(16)))
7
vector float a;
8
 
9
float
10
foo (float b)
11
{
12
  vector float c = { 0, 0, 0, 0 };
13
  vector float d = { 0, 0, 0, 0 };
14
  d += c;
15
  return ((float *)&c)[2];
16
}
17
 
18
float
19
bar (vector float a, int b, vector float c)
20
{
21
  vector float e = c * a;
22
  a = (vector float) { 0, 0, 0, 0 };
23
  c = (vector float) { 0, 0, 0, 0 };
24
  float d = ((float *)&a)[0];
25
  float f = ((float *)&c)[0];
26
  return d * f;
27
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.