OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.dg/] [weak/] [weak-9.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-weak "" } */
3
/* { dg-require-alias "" } */
4
/* { dg-options "-fno-common" } */
5
 
6
/* { dg-final { scan-assembler "weak\[^ \t\]*\[ \t\]_?f1" } } */
7
/* { dg-final { scan-assembler "weak\[^ \t\]*\[ \t\]_?f2" } } */
8
/* { dg-final { scan-assembler "weak\[^ \t\]*\[ \t\]_?f3" } } */
9
/* { dg-final { scan-assembler "weak\[^ \t\]*\[ \t\]_?f4" } } */
10
 
11
void notf1() { }
12
void notf2() { }
13
void notf3() { }
14
void notf4() { }
15
 
16
void f1() __attribute__((weak, alias("notf1")));
17
void f2() __attribute__((alias("notf2"), weak));
18
 
19
#pragma weak f3=notf3
20
void f3();
21
 
22
void f4();
23
#pragma weak f4=notf4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.