URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [arm/] [cond-asm.c] - Blame information for rev 384

Details | Compare with Previous | View Log


/* Check that %? in inline asm expands to nothing.  */
/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-require-effective-target arm32 } */
int b;
int foo(int a)
{
  if (a)
    b = 42;
  asm ("test%?me":"=r"(a):"0"(a));
  return a;
}
/* { dg-final { scan-assembler "testme" } } */

Line No.	Rev	Author	Line
1	313	jeremybenn	`/* Check that %? in inline asm expands to nothing. */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O2" } */`
4			`/* { dg-require-effective-target arm32 } */`
5			`int b;`
6			`int foo(int a)`
7			`{`
8			`if (a)`
9			`b = 42;`
10			`asm ("test%?me":"=r"(a):"0"(a));`
11			`return a;`
12			`}`
13			`/* { dg-final { scan-assembler "testme" } } */`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [arm/] [cond-asm.c] - Blame information for rev 384