OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [all_one_m128i.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
/* { dg-require-effective-target sse2 } */
4
 
5
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
6
typedef int __v4si __attribute__ ((__vector_size__ (16)));
7
 
8
__m128i foo ()
9
{
10
  __m128i minus_1 = (__m128i) (__v4si) { -1, -1, -1, -1 };
11
 
12
  return minus_1;
13
}
14
 
15
/* { dg-final { scan-assembler "pcmpeqd" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.