OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [incoming-8.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/40838 */
2
/* { dg-do compile { target { { ! *-*-darwin* } && ilp32 } } } */
3
/* { dg-options "-w -mstackrealign -O3 -msse2 -mpreferred-stack-boundary=4" } */
4
/* { dg-require-effective-target sse2 } */
5
 
6
float
7
foo (float f)
8
{
9
  float array[128];
10
  float x;
11
  int i;
12
  for (i = 0; i < sizeof(array) / sizeof(*array); i++)
13
    array[i] = f;
14
  for (i = 0; i < sizeof(array) / sizeof(*array); i++)
15
    x += array[i];
16
  return x;
17
}
18
 
19
/* { dg-final { scan-assembler "andl\[\\t \]*\\$-16,\[\\t \]*%esp" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.