URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr14552.c] - Blame information for rev 318

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -mmmx" } */
 
typedef short mmxw  __attribute__ ((vector_size (8)));
typedef int   mmxdw __attribute__ ((vector_size (8)));
 
mmxdw dw;
mmxw w;
 
void test()
{
  w+=w;
  dw= (mmxdw)w;
}
 
/* { dg-final { scan-assembler-not "%mm" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -mmmx" } */`
3
4			`typedef short mmxw __attribute__ ((vector_size (8)));`
5			`typedef int mmxdw __attribute__ ((vector_size (8)));`
6
7			`mmxdw dw;`
8			`mmxw w;`
9
10			`void test()`
11			`{`
12			`w+=w;`
13			`dw= (mmxdw)w;`
14			`}`
15
16			`/* { dg-final { scan-assembler-not "%mm" } } */`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr14552.c] - Blame information for rev 318