OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [set-v16qi-1.h] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sse4 } */
3
/* { dg-options "-O2 -msse4.1" } */
4
 
5
#include CHECK_H
6
 
7
static __m128i
8
__attribute__((noinline))
9
foo (char *v)
10
{
11
  return _mm_set_epi8 (v[15], v[14], v[13], v[12],
12
                       v[11], v[10], v[9], v[8],
13
                       v[7], v[6], v[5], v[4],
14
                       v[3], v[2], v[1], v[0]);
15
}
16
 
17
static void
18
TEST (void)
19
{
20
  char v[16] =
21
    {
22
      -3, 60, 48, 104, -90, 37, -48, 78,
23
      4, 33, 81, 4, -89, 17, 8, 68
24
    };
25
  union128i_b u;
26
 
27
  u.x = foo (v);
28
  if (check_union128i_b (u, v))
29
    abort ();
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.