URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-1.c] - Blame information for rev 384

Details | Compare with Previous | View Log


/* PR 12902 */
/* { dg-do compile } */
/* { dg-options "-O1 -msse" } */
/* { dg-require-effective-target sse } */
 
#include <xmmintrin.h>
 
typedef union
{
  int i[4];
  float f[4];
  __m128 v;
} vector4_t;
 
void
swizzle (const void *a, vector4_t * b, vector4_t * c)
{
  b->v = _mm_loadl_pi (b->v, (__m64 *) a);
  c->v = _mm_loadl_pi (c->v, ((__m64 *) a) + 1);
}
 
/* While one legal rendering of each statement would be movaps;movlps;movaps,
   we can implmenent this with just movlps;movlps.  Since we do now, anything
   less would be a regression.  */
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler "movlps" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* PR 12902 */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-O1 -msse" } */`
4			`/* { dg-require-effective-target sse } */`
5
6			`#include <xmmintrin.h>`
7
8			`typedef union`
9			`{`
10			`int i[4];`
11			`float f[4];`
12			`__m128 v;`
13			`} vector4_t;`
14
15			`void`
16			`swizzle (const void a, vector4_t b, vector4_t * c)`
17			`{`
18			`b->v = _mm_loadl_pi (b->v, (__m64 *) a);`
19			`c->v = _mm_loadl_pi (c->v, ((__m64 *) a) + 1);`
20			`}`
21
22			`/* While one legal rendering of each statement would be movaps;movlps;movaps,`
23			`we can implmenent this with just movlps;movlps. Since we do now, anything`
24			`less would be a regression. */`
25			`/* { dg-final { scan-assembler-not "movaps" } } */`
26			`/* { dg-final { scan-assembler "movlps" } } */`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-1.c] - Blame information for rev 384