OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [mips/] [seq-1.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 321 jeremybenn
/* { dg-do compile } */
2
/* { dg-final { scan-assembler-times "\tsltu\t|\tsltiu\t" 4 } } */
3
 
4
#define TEST(N, LHS, REL, RHS) \
5
  NOMIPS16 int f##N (int a, int b) { return LHS REL RHS; }
6
 
7
TEST (0, a, ==, 0);
8
TEST (1, a, ==, 600);
9
TEST (10, a, !=, 0);
10
TEST (11, a, !=, -800);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.