URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [gcse-1.c] - Blame information for rev 322

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target { *-*-linux* && ilp32 } } } */
/* { dg-options "-O2" } */
/* { dg-final { scan-assembler-times "@ha" 1 } } */
 
 
/* Test for PR 7003, address of array loaded int register
   twice without any need. */
 
extern const char flags [256];
 
unsigned char * f (unsigned char * s) {
  while (flags[*++s]);
  while (!flags[*++s]);
  return s;
}

Line No.	Rev	Author	Line
1	322	jeremybenn	`/* { dg-do compile { target { --linux* && ilp32 } } } */`
2			`/* { dg-options "-O2" } */`
3			`/* { dg-final { scan-assembler-times "@ha" 1 } } */`
4
5
6			`/* Test for PR 7003, address of array loaded int register`
7			`twice without any need. */`
8
9			`extern const char flags [256];`
10
11			`unsigned char * f (unsigned char * s) {`
12			`while (flags[*++s]);`
13			`while (!flags[*++s]);`
14			`return s;`
15			`}`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [gcse-1.c] - Blame information for rev 322