OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [pr37168.c] - Blame information for rev 384

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 322 jeremybenn
/* PR target/37168 */
2
/* { dg-do compile { target powerpc*-*-* } } */
3
/* { dg-require-effective-target powerpc_altivec_ok } */
4
/* { dg-options "-O2 -maltivec" } */
5
 
6
#define C 3.68249351546114573519399405666776E-44f
7
#define vector __attribute__ ((altivec (vector__)))
8
 
9
vector float
10
foo (vector float a)
11
{
12
  vector float b = __builtin_vec_madd (b, a, (vector float) { C, C, C, C });
13
  return b;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.