URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc4/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb-ltu.c] - Blame information for rev 519

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-mcpu=arm1136jf-s -mthumb -O2" } */
 
void f(unsigned a, unsigned b, unsigned c, unsigned d)
{
  if (a <= b || c > d)
    foo();
  else
    bar();
}
 
/* { dg-final { scan-assembler-not "uxtb" } } */

Line No.	Rev	Author	Line
1	313	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-mcpu=arm1136jf-s -mthumb -O2" } */`
3
4			`void f(unsigned a, unsigned b, unsigned c, unsigned d)`
5			`{`
6			`if (a <= b \|\| c > d)`
7			`foo();`
8			`else`
9			`bar();`
10			`}`
11
12			`/* { dg-final { scan-assembler-not "uxtb" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc4/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb-ltu.c] - Blame information for rev 519