OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [configure.ac] - Blame information for rev 147

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
dnl Process this file with autoconf to produce a configure script.
2
AC_PREREQ(2.59)dnl
3
AC_INIT(Makefile.in)
4
 
5
AC_PROG_CC
6
AC_PROG_INSTALL
7
AC_CHECK_TOOL(AR, ar)
8
AC_CHECK_TOOL(RANLIB, ranlib, :)
9
 
10
AC_CANONICAL_SYSTEM
11
AC_ARG_PROGRAM
12
AC_PROG_CC
13
AC_SUBST(CFLAGS)
14
AC_SUBST(HDEFINES)
15
AR=${AR-ar}
16
AC_SUBST(AR)
17
AC_PROG_RANLIB
18
 
19
# Put a plausible default for CC_FOR_BUILD in Makefile.
20
if test "x$cross_compiling" = "xno"; then
21
  CC_FOR_BUILD='$(CC)'
22
else
23
  CC_FOR_BUILD=gcc
24
fi
25
AC_SUBST(CC_FOR_BUILD)
26
CFLAGS_FOR_BUILD=${CFLAGS_FOR_BUILD-${CFLAGS}}
27
AC_SUBST(CFLAGS_FOR_BUILD)
28
 
29
# If a cpu ever has more than one simulator to choose from, use
30
# --enable-sim=... to choose.
31
AC_ARG_ENABLE(sim,
32
[  --enable-sim ],
33
[case "${enableval}" in
34
yes | no) ;;
35
*)      AC_MSG_ERROR(bad value ${enableval} given for --enable-sim option) ;;
36
esac])
37
 
38
# WHEN ADDING ENTRIES TO THIS MATRIX:
39
 
40
# Make sure that the left side always has two dashes.  Otherwise you
41
# can get spurious matches.  Even for unambiguous cases, do this as a
42
# convention, else the table becomes a real mess to understand and
43
# maintain.
44
 
45
if test "${enable_sim}" != no; then
46
   testsuite=no
47
   common=yes
48
   igen=no
49
   case "${target}" in
50
       arm*-*-* | thumb*-*-* | strongarm*-*-* | xscale-*-*)
51
           AC_CONFIG_SUBDIRS(arm)
52
           testsuite=yes
53
           ;;
54
       cris-*-* | crisv32-*-*)
55
           AC_CONFIG_SUBDIRS(cris)
56
           testsuite=yes
57
           ;;
58
       d10v-*-*)
59
           AC_CONFIG_SUBDIRS(d10v)
60
           ;;
61
       frv-*-*)
62
           AC_CONFIG_SUBDIRS(frv)
63
           testsuite=yes
64
           ;;
65
       h8300*-*-*)
66
           AC_CONFIG_SUBDIRS(h8300)
67
           testsuite=yes
68
           ;;
69
       iq2000-*-*)
70
           AC_CONFIG_SUBDIRS(iq2000)
71
           testsuite=yes
72
           ;;
73
       m32c-*-*)
74
           AC_CONFIG_SUBDIRS(m32c)
75
           ;;
76
       m32r-*-*)
77
           AC_CONFIG_SUBDIRS(m32r)
78
           testsuite=yes
79
           ;;
80
       m68hc11-*-*|m6811-*-*)
81
           AC_CONFIG_SUBDIRS(m68hc11)
82
           testsuite=yes
83
           ;;
84
       mcore-*-*)
85
           AC_CONFIG_SUBDIRS(mcore)
86
           testsuite=yes
87
           ;;
88
       mips*-*-*)
89
           AC_CONFIG_SUBDIRS(mips)
90
           testsuite=yes
91
           igen=yes
92
           ;;
93
       mn10300*-*-*)
94
           AC_CONFIG_SUBDIRS(mn10300)
95
           igen=yes
96
           ;;
97 147 jeremybenn
       or32-*-*)
98
           AC_CONFIG_SUBDIRS(or32)
99
           testsuite=yes
100
           ;;
101 24 jeremybenn
       sh64*-*-*)
102
           AC_CONFIG_SUBDIRS(sh64)
103
           testsuite=yes
104
           ;;
105
       sh*-*-*)
106
           AC_CONFIG_SUBDIRS(sh)
107
           testsuite=yes
108
           ;;
109
       sparc-*-rtems*|sparc-*-elf*)
110
           AC_CONFIG_SUBDIRS(erc32)
111
           testsuite=yes
112
           ;;
113
       powerpc*-*-* )
114
           AC_CONFIG_SUBDIRS(ppc)
115
           ;;
116
       v850*-*-* )
117
           AC_CONFIG_SUBDIRS(v850)
118
           igen=yes
119
           testsuite=yes
120
           ;;
121
       *)
122
           # No simulator subdir, so the subdir "common" isn't needed.
123
           common=no
124
           ;;
125
   esac
126
   if test "$testsuite" = yes; then
127
      AC_CONFIG_SUBDIRS(testsuite)
128
   fi
129
   if test "$common" = yes; then
130
      AC_CONFIG_SUBDIRS(common)
131
   fi
132
   if test "$igen" = yes; then
133
      AC_CONFIG_SUBDIRS(igen)
134
   fi
135
fi
136
 
137
AC_OUTPUT(Makefile)
138
 
139
exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.