OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [or32/] [ChangeLog] - Blame information for rev 436

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 216 jeremybenn 
2010-07-20  Jeremy Bennett
2 
 
3 
        * configure: Regenerated.
4 
        * Makefile.in: Added LIBS.
5 
 
6 147 jeremybenn 
2010-06-30  Jeremy Bennett
7 
 
8 
        * config.in: Generated.
9 
        * configure: Generated.
10 
        * configure.ac: Created.
11 
        * Makefile.in: Created.
12 
        * or32sim.h: Created.
13 
        * README: Created.
14 
        * tconfig.in: Created.
15 
        * wrapper.c: Created.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.