URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [m32r/] [bra24.cgs] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for bra $disp24
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global bra24
bra24:
        bra.l ok
 
        fail
 
ok:
        pass

Line No.	Rev	Author	Line
1	24	jeremybenn	`# m32r testcase for bra $disp24`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global bra24`
9			`bra24:`
10			`bra.l ok`
11
12			`fail`
13
14			`ok:`
15			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [m32r/] [bra24.cgs] - Blame information for rev 24