OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [gdb/] [testsuite/] [gdb.arch/] [amd64-i386-address.exp] - Blame information for rev 341

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
# Copyright 2009, 2010 Free Software Foundation, Inc.
2
 
3
# This program is free software; you can redistribute it and/or modify
4
# it under the terms of the GNU General Public License as published by
5
# the Free Software Foundation; either version 3 of the License, or
6
# (at your option) any later version.
7
#
8
# This program is distributed in the hope that it will be useful,
9
# but WITHOUT ANY WARRANTY; without even the implied warranty of
10
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
11
# GNU General Public License for more details.
12
#
13
# You should have received a copy of the GNU General Public License
14
# along with this program.  If not, see .
15
 
16
# This file is part of the gdb testsuite.
17
 
18
# Test UNsigned extension of the 32-bit inferior address on a 64-bit host.
19
# On native 32-bit host the test always PASSed.
20
 
21
if {![istarget "x86_64-*-*"] && ![istarget "i?86-*-*"]} then {
22
    verbose "Skipping amd64->i386 adress test."
23
    return
24
}
25
 
26
if [prepare_for_testing amd64-i386-address.exp amd64-i386-address amd64-i386-address.S [list debug "additional_flags=-m32 -nostdlib"]] {
27
    return -1
28
}
29
 
30
gdb_run_cmd
31
 
32
set test "trap stop"
33
gdb_test_multiple "" $test {
34
    -re "Program received signal SIGTRAP,.*_start .*$gdb_prompt $" {
35
        pass $test
36
    }
37
}
38
 
39
gdb_test "x/wx \$esp" "0x\[0-9a-f\]*:\t0xdeadf00d"
40
 
41
# Failure case would be:
42
#       0xff8d7f00:     Cannot access memory at address 0xff8d7f00
43
gdb_test "x/wx \$ebx" "0x\[0-9a-f\]*:\t0xdeadf00d"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.