OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-7.2/] [gdb-7.2-or32-1.0rc1/] [sim/] [moxie/] [ChangeLog] - Blame information for rev 783

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 330 jeremybenn
2010-04-14  Mike Frysinger  
2
 
3
        * interp.c (sim_write): Add const to buffer arg.
4
 
5
2010-02-27  Jan Kratochvil  
6
 
7
        * interp.c (sim_create_inferior): Fix crashes on zero PROG_BFD or ARGV.
8
 
9
2010-02-03  Anthony Green  
10
 
11
        * interp.c (sim_resume): nop is 0x0f, and 0x00 is an illegal
12
        instruction.
13
 
14
2010-01-13  Anthony Green  
15
 
16
        * interp.c (sim_open): Add period to end of sentence in comment.
17
 
18
2010-01-13  Anthony Green  
19
 
20
        * interp.c (sim_open): Initialize the SIM_DESC object properly
21
        with sim_config() and sim_post_argv_init().
22
 
23
2010-01-09  Ralf Wildenhues  
24
 
25
        * configure: Regenerate.
26
 
27
2009-09-10  Anthony Green  
28
 
29
        * Makefile.in (install-dtb): New target.
30
        (moxie-gdb.dtb): New target.
31
        (SIM_CFLAGS): Define DTB macro on command line.
32
        (SIM_OBJS): Use common infrastructire.
33
        (dtbdir): Define install location for dtb file.
34
 
35
        * sim-main.h: New file.
36
        * moxie-gdb.dts: New file.
37
        * configure.ac: Check for dtc.  Install dtb file.  Remove some old
38
        cruft.
39
        * configure: Regenerate.
40
        * interp.c: Many changes to use common memory infrastructure.
41
        (load_dtb): New function.
42
        (sim_create_inferior): Call it.
43
 
44
2009-08-22  Ralf Wildenhues  
45
 
46
        * config.in: Regenerate.
47
        * configure: Likewise.
48
 
49
        * configure: Regenerate.
50
 
51
2009-07-31  Anthony Green  
52
 
53
        * interp.c: Increase simulated memory to 16MB.
54
        (sim_resume): Tweak swi system calls to support new ABI (up to 5
55
        args in regs).  Also simluate proper exception processing for
56
        Linux system calls.
57
 
58
2009-07-30  Anthony Green  
59
 
60
        * interp.c (sim_resume): Add system call software interrupt support.
61
 
62
2009-06-11  Anthony Green  
63
 
64
        * interp.c (INST2OFFSET): Define.
65
        (sim_resume): Support new PC relative branch instructions.
66
 
67
2009-05-09  Anthony Green  
68
 
69
        * interp.c (sim_resume): Add missing breaks in switch.
70
 
71
2008-10-03  Anthony Green  
72
 
73
        * interp.c (sim_resume): Add support for ldo.b, sto.b, ldo.s, sto.s.
74
 
75
2008-09-10  Anthony Green  
76
 
77
        * interp.c (NUM_SPRO_SREGS): New.
78
        (struct moxie_regset): Add sregs.
79
        (set_initial_gprs): Initialize sregs.
80
        (sim_resume): Add gsr and ssr support.
81
 
82
2008-09-04  Anthony Green  
83
 
84
        * interp.c (sim_resume): Add inc and dec instructions.
85
 
86
2008-09-04  Anthony Green  
87
 
88
        * interp.c (struct moxie_regset): Use an unsigned long long to keep
89
        track of instruction trace counts.
90
        * interp.c (sim_resume): Ditto.
91
        (sim_info): Ditto.
92
 
93
2008-08-22  Anthony Green  
94
 
95
        * interp.c (sim_resume): Remove debugging code.
96
 
97
2008-08-20  Anthony Green  
98
 
99
        * interp.c (TRACE): Add new tracing infrastructure.
100
        (sim_resume): Use it.
101
        (reg_names): Add new registers.
102
        (NUM_MOXIE_REGS): New registers.
103
        (PC_REGNO): New registers.
104
        (sim_resume): New instruction encodings.
105
 
106
2008-08-16  Anthony Green  
107
 
108
        * interp.c (sim_resume): Add SYS_read, and fix SYS_open and SYS_write.
109
        (convert_target_flags): New function.
110
 
111
2008-08-08  Anthony Green  
112
 
113
        * interp.c (sim_resume): Add SYS_open and SYS_write system call support.
114
 
115
2008-08-04  Anthony Green  
116
 
117
        * Makefile.in (SIM_EXTRA_LIBS): Add -lz.
118
 
119
2008-08-04  Anthony Green  
120
 
121
        * interp.c (sim_create_inferior): Set argc & argv in the target.
122
 
123
2008-04-12  Anthony Green  
124
 
125
        * interp.c (sim_resume): Add brk.
126
 
127
2008-04-10  Anthony Green  
128
 
129
        * interp.c (sim_resume): Add static chain pointer to call frame.
130
 
131
2008-03-24  Anthony Green  
132
 
133
        * interp.c (sim_resume): Add missing breaks.
134
        (sim_resume): Fix neg implementation.
135
 
136
2008-03-23  Anthony Green  
137
 
138
        * interp.c (sim_load): Don't require a .bss section.
139
 
140
2008-03-21  Anthony Green  
141
 
142
        * interp.c (sim_resume): Add swi, and, lshr, ashl, sub.l, neg, or,
143
        not, ashr, xor.
144
 
145
2008-03-20  Anthony Green  
146
 
147
        * interp.c (struct moxie_regset): Add condition code, cc.
148
        (CC_GT, CC_LT, CC_EQ, CC_GTU, CC_LTU): Define.
149
        (sim_resume): Add jmpa, jsr, cmp, beq, bne, blt, bgt, bltu, bgtu,
150
        bge, ble, bgeu, and bleu.
151
        (rbat, rsat, wbat, wsat): New functions.
152
        (sim_resume): Add ld.b, lda.b, ldi.b, ld.s, lda.s, ldi.s, st.b,
153
        sta.b, st.s, sta.s, jmp.
154
 
155
2008-03-19  Anthony Green  
156
 
157
        * interp.c (sim_resume): Add ld.l, st.l, lda.l, sta.l.
158
        jsra should set $fp == $sp.
159
        Fix jsra and ret semantics.
160
 
161
2008-03-18  Anthony Green  
162
 
163
        * interp.c (sim_resume): Add push, pop and add.l.
164
 
165
2008-03-16  Anthony Green  
166
 
167
        * interp.c (EXTRACT_WORD): Define.
168
        (rlat): Use EXTRACT_WORD.
169
        (sim_resume): Add jsra and ret.
170
 
171
2008-02-22  Anthony Green  
172
 
173
        * interp.c (reg_names): Define.
174
        (sim_resume): Use reg_names.
175
 
176
2008-02-21  Anthony Green  
177
 
178
        * config.in, configure, configure.ac, interp.c, Makefile.in,
179
        sysdep.h: Created.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.