URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [machine/] [h8300/] [reg_memcpy.S] - Blame information for rev 345

Details | Compare with Previous | View Log


#include "setarch.h"
 
#include "defines.h"
 
        ; dst A0
        ; src A1
        ; len A2
        .global ___reg_memcpy
___reg_memcpy:
 
        MOVP    A0P,A3P ; keep copy of result
        ADDP    A2P,A0P ; point to end of dst
        ADDP    A2P,A1P ; point to end of src
        CMPP    A0P,A3P ; see if anything to do
        beq     quit
 
loop:
#ifdef __NORMAL_MODE__
        sub     #1,A1P          ; point to byte
#else
        subs    #1,A1P          ; point to byte
#endif
        mov.b   @A1P,A2L        ; get byte
        mov.b   A2L,@-A0P       ; save byte
        CMPP    A0P,A3P         ; at the front again ?
        bne     loop
 
        ; return with A0 pointing to dst
quit:   rts
 

Line No.	Rev	Author	Line
1	207	jeremybenn	`#include "setarch.h"`
2
3			`#include "defines.h"`
4
5			`; dst A0`
6			`; src A1`
7			`; len A2`
8			`.global ___reg_memcpy`
9			`___reg_memcpy:`
10
11			`MOVP A0P,A3P ; keep copy of result`
12			`ADDP A2P,A0P ; point to end of dst`
13			`ADDP A2P,A1P ; point to end of src`
14			`CMPP A0P,A3P ; see if anything to do`
15			`beq quit`
16
17			`loop:`
18			`#ifdef __NORMAL_MODE__`
19			`sub #1,A1P ; point to byte`
20			`#else`
21			`subs #1,A1P ; point to byte`
22			`#endif`
23			`mov.b @A1P,A2L ; get byte`
24			`mov.b A2L,@-A0P ; save byte`
25			`CMPP A0P,A3P ; at the front again ?`
26			`bne loop`
27
28			`; return with A0 pointing to dst`
29			`quit: rts`
30

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [machine/] [h8300/] [reg_memcpy.S] - Blame information for rev 345