OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [machine/] [sparc/] [machine/] [sparclet.h] - Blame information for rev 345

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
/* Various stuff for the sparclet processor.
2
 
3
   This file is in the public domain.  */
4
 
5
#ifndef _MACHINE_SPARCLET_H_
6
#define _MACHINE_SPARCLET_H_
7
 
8
#ifdef __sparclet__
9
 
10
/* sparclet scan instruction */
11
 
12
extern __inline__ int
13
scan (int a, int b)
14
{
15
  int res;
16
  __asm__ ("scan %1,%2,%0" : "=r" (res) : "r" (a), "r" (b));
17
  return res;
18
}
19
 
20
/* sparclet shuffle instruction */
21
 
22
extern __inline__ int
23
shuffle (int a, int b)
24
{
25
  int res;
26
  __asm__ ("shuffle %1,%2,%0" : "=r" (res) : "r" (a), "r" (b));
27
  return res;
28
}
29
 
30
#endif /* __sparclet__ */
31
 
32
#endif /* _MACHINE_SPARCLET_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.