OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc2/] [newlib/] [libc/] [sys/] [linux/] [config.h] - Blame information for rev 520

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 207 jeremybenn
#define HAVE_WEAK_SYMBOLS 1
2
#define HAVE_GNU_LD 1
3
#define HAVE_ELF 1
4
#define __ASSUME_REALTIME_SIGNALS 1
5
#define ASM_GLOBAL_DIRECTIVE .global
6
 
7
#define TEMP_FAILURE_RETRY(expression) \
8
  (__extension__                                                              \
9
    ({ long int __result;                                                     \
10
       do __result = (long int) (expression);                                 \
11
       while (__result == -1L && errno == EINTR);                             \
12
       __result; }))
13
 
14
#define UINT32_C(c)    c ## U
15
 
16
#include <machine/sysdep.h>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.