OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.3.0/] [cpu/] [or32/] [sched-i386.h] - Blame information for rev 403

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* sched-i386.h -- i386 specific support routines for the scheduler
2
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
 
21
/* Sets the cycle counter to a specific value */
22
static void set_sched_cycle(int32_t job_time)
23
{
24
  union {
25
    uint64_t val64;
26
    union {
27
      uint32_t low32;
28
      uint32_t high32;
29
    } val3232;
30
  } time_pc;
31
 
32
  asm("movq %%mm0, %0\n"
33
      "\tmovl %2, %1\n"
34
      "\tmovq %3, %%mm0\n"
35
      : "=m" (time_pc.val64),
36
        "=m" (time_pc.val3232.low32)
37
      : "r" (job_time),
38
        "m" (time_pc.val64));
39
}
40
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.