OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.3.0/] [testbench/] [.cvsignore] - Blame information for rev 403

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
Makefile
2
acv_gpio
3
acv_uart
4
basic
5
cache
6
cbasic
7
cfg
8
dhry
9
dmatest
10
eth
11
eth0.tx
12
except
13
excpt
14
executed.log
15
exit
16
functest
17
local_global
18
mc_async
19
mc_dram
20
mc_ssram
21
mc_sync
22
mmu
23
mul
24
mycompress
25
pic
26
stdout.txt
27
vapi.log
28
config.cache
29
config.status
30
*.log
31
*test
32
*.bmp
33
.deps
34
flag

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.