OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.3.0/] [testbench/] [README] - Blame information for rev 403

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
                              Or1ksim Test Suite
2
                              ==================
3
 
4
 
5
This directory includes some test case programs that should be used to verify
6
correct operation of the or1ksim, OR32 GCC and OR32 GNU Binutils.
7
 
8
 
9
Pre-requisites
10
==============
11
 
12
The GNU toolchain for OpenRISC 1000 is required. Instructions how to build
13
these GNU tools can be found on www.opencores.org
14
 
15
Or1ksim must be built and installed (see ../README)
16
 
17
 
18
Configuration and Running
19
=========================
20
 
21
The installation uses standard GNU autoconf/automake files. Generic
22
instructions on this are in the INSTALL file.
23
 
24
Or1ksim Test Suite should be capable of being built in a separate directory -
25
but for now that is broken.
26
 
27
All programs are built and checked from the test directory by:
28
 
29
  $ ./configure --target=or32-uclinux --host=or32
30
  $ make all
31
  $ make check
32
 
33
 
34
!!! For all test cases, or1ksim should be built with ONLY_VIRTUAL_MACHINE  !!!
35
!!! undefined in cpu/or1k/except.h. This is the default behavior           !!!
36
 
37
All tests should exit with:
38
 
39
  MTSPR(0x1234, deaddead);
40
  syscall exit(0)
41
 
42
If the test fails, it should print as much output as possible about the
43
failure. Overall the test script checks for the above two lines, and can be
44
fooled by intervening log output.
45
 
46
 
47
The Tests
48
=========
49
 
50
A total of 20 tests including:
51
 
52
dhry:     Dhrystone 2.1: a benchmark modified to use simulator's timing
53
          facility.
54
basic:    a test for all instructions and all GPRs.
55
test1:    a test for "all" instructions and their combinations.
56
pic:      a test for PIC and TICK timer. All three modes of TICK timer are
57
          tested and interrupt is enabled and disabled in PIC.
58
excpt:    a test of l.sys instruction. Checks all the delay slot issues ind
59
          other things.
60
cfg:      a test of SPRs (SPR_VR, SPR_CPUCFGR, SPR_DMMUCFGR, SPR_IMMUCFGR,
61
          SPR_DCCFGR, SPR_ICCFGR, SPR_DCFGR, SPR_PCCFGR).
62
dma:      a test of DMA in normal (software) mode.
63
compress: UNIX compressed modified not to use libc calls.
64
mul:      Test l.mul, l.mac and l.macrc instructions.
65
 
66
 
67
Upated by Jeremy Bennett (jeremy@jeremybennett.com)
68
9 June 2008

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.