OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.3.0/] [testbench/] [cfg.S] - Blame information for rev 403

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* Configuration tester */
2
#include "spr_defs.h"
3
 
4
        .section .except, "ax"
5
        l.addi  r2,r0,0
6
 
7
        .section .text
8
        .org 0x100
9
_reset:
10
        l.addi  r1,r0,0x7f00
11
        l.movhi r2,hi(_main)
12
        l.ori   r2,r2,lo(_main)
13
        l.jr    r2
14
        l.nop
15
 
16
 
17
_main:
18
        l.addi  r2,r0,0
19
 
20
        l.mfspr r3,r0,SPR_VR            /* Version */
21
  l.nop NOP_REPORT
22
        l.add   r2,r2,r3
23
 
24
        l.mfspr r3,r0,SPR_UPR           /* Unit Present */
25
  l.nop NOP_REPORT
26
        l.add   r2,r2,r3
27
 
28
        l.mfspr r4,r0,SPR_PMR           /* Power Management */
29
        l.addi  r3,r0,0
30
        l.mtspr r0,r3,SPR_PMR
31
        l.mfspr r3,r0,SPR_PMR
32
        l.andi  r3,r3,0xff
33
        l.nop NOP_REPORT
34
        l.add   r2,r2,r3
35
 
36
        l.addi  r3,r0,5
37
        l.mtspr r0,r3,SPR_PMR
38
        l.mfspr r3,r0,SPR_PMR
39
        l.andi  r3,r3,0xff
40
        l.nop NOP_REPORT
41
        l.add   r2,r2,r3
42
 
43
        l.mtspr r0,r4,SPR_PMR
44
 
45
        l.mfspr r3,r0,SPR_CPUCFGR
46
        l.nop NOP_REPORT
47
        l.add   r2,r2,r3
48
 
49
        l.mfspr r3,r0,SPR_DMMUCFGR
50
        l.nop NOP_REPORT
51
        l.add   r2,r2,r3
52
 
53
        l.mfspr r3,r0,SPR_IMMUCFGR
54
        l.nop NOP_REPORT
55
        l.add   r2,r2,r3
56
 
57
        l.mfspr r3,r0,SPR_DCCFGR
58
        l.nop NOP_REPORT
59
        l.add   r2,r2,r3
60
 
61
        l.mfspr r3,r0,SPR_ICCFGR
62
        l.nop NOP_REPORT
63
        l.add   r2,r2,r3
64
 
65
        l.mfspr r3,r0,SPR_DCFGR
66
        l.nop NOP_REPORT
67
        l.add   r2,r2,r3
68
 
69
        l.mfspr r3,r0,SPR_PCCFGR
70
        l.nop NOP_REPORT
71
        l.add   r2,r2,r3
72
 
73
        /* Configurations may differ, so we will insert another report*/
74
        l.movhi r3,hi(0xdeacf5cc)
75
        l.ori   r3,r3,lo(0xdeacf5cc)
76
        l.add   r3,r2,r3
77
  l.nop NOP_REPORT
78
 
79
        l.movhi r3,hi(0xdeaddead)
80
        l.ori   r3,r3,lo(0xdeaddead)
81
  l.nop NOP_REPORT
82
        l.addi  r3,r0,0
83
        l.nop NOP_EXIT

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.