URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
19 |
jeremybenn |
|
2 |
|
|
This is the Micro OS (uOS) for testing operating system features of
|
3 |
|
|
OpenRISC 1000 architecture. Specifically non reentrant, preemptive
|
4 |
|
|
multitasking microkernel. Purpose of this code is not to be a true
|
5 |
|
|
operating system but merely a testbench for testing the architecture,
|
6 |
|
|
or1ksim and software development tools (GCC, Binutils, ...).
|
7 |
|
|
|
8 |
|
|
This test OS has all necessary exception handlers to handle exceptions. There
|
9 |
|
|
are two tasks: one task generates data and passes that data via IPC to the
|
10 |
|
|
second task. Second task outputs the data via or1ksim syscall to the simulator.
|
11 |
|
|
|
12 |
|
|
Currently only OR32 is supported (exception handlers are written in
|
13 |
|
|
assembly). Tools required to compile sources are the latest
|
14 |
|
|
or32-coff-gcc, or32-coff-as and or32-coff-ld. Also make sure you undefine
|
15 |
|
|
VIRTUAL_MACHINE_ONLY when compiling or1ksim.
|
16 |
|
|
|
17 |
|
|
--
|
18 |
|
|
10/Jun/2000, Damjan Lampret, lampret@opencores.org
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.