OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [cpu/] [or32/] [op-1t.h] - Blame information for rev 128

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* op-1t.h -- Instantiation of operatations that work on only 1 temporary
2
   Copyright (C) 2005 György `nog' Jeney, nog@sdf.lonestar.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
#define OP_1T
21
#define T glue(_, T0)
22
 
23
#if NUM_T_REGS == 3
24
#define T0 t0
25
#include OP_FILE
26
#undef T0
27
#define T0 t1
28
#include OP_FILE
29
#undef T0
30
#define T0 t2
31
#include OP_FILE
32
#undef T0
33
#else
34
#error Update op_1t.h for NUM_T_REGS temporaries
35
#endif
36
 
37
#undef T
38
#undef OP_1T

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.