OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [doc/] [ORPmref.tex] - Blame information for rev 175

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcus.erl
\documentstyle[10pt]{letter}
2
\topmargin -2cm
3
\textwidth 19cm
4
\textheight 28cm
5
\hoffset -2cm
6
 
7
\begin{document}
8
 
9
\newcommand{\addorpcmd}[3]{{\small\tt#1}\hfil&{\small\tt #2}\hfil&{\small\rm#3}\hfil\\}
10
\thispagestyle{empty}
11
\begin{centering}
12
\noindent{\large{\bf ORP Monitor Quick Reference}\\\ \\}
13
\noindent
14
\begin{tabular}{lp{5cm}p{7cm}}\hline
15
{\bf Command} & {\bf Parameters} & {\bf Description} \\ \hline\hline
16
\addorpcmd{help}{}{shows help}
17
\addorpcmd{dm}{$<$start addr$>$ [$<$end addr$>$]}{display 32-bit memory location(s)}
18
\addorpcmd{pm}{$<$addr$>$ [$<$stop\_addr$>$] $<$value$>$}{patch 32-bit memory location(s)}
19
\addorpcmd{copy}{[$<$dst\_addr$>$ [$<$src\_addr [$<$length$>$]]]}{copy memory}
20
\addorpcmd{mfspr}{$<$spr\_addr$>$}{show SPR}
21
\addorpcmd{mtspr}{$<$spr\_addr$>$ $<$value$>$}{set SPR}
22
\hline
23
\addorpcmd{crc}{[$<$src\_addr$>$ [$<$length$>$ [$<$init\_crc$>$]]]}{calculates a 32-bit CRC on specified memory region}
24
\addorpcmd{tftp}{[$<$file$>$ [$<$srv\_ip$>$ [$<$src\_addr$>$]]]}{TFTP download}
25
\addorpcmd{ic\_enable}{}{enable instruction cache}
26
\addorpcmd{ic\_disable}{}{disable instruction cache}
27
\addorpcmd{dc\_enable}{}{enable data cache}
28
\addorpcmd{dc\_disable}{}{disable data cache}
29
\addorpcmd{ram\_test}{$<$start\_addr$>$ $<$stop\_addr$>$ [$<$test\_no$>$]}{run a simple RAM test}
30
\addorpcmd{dhry}{[$<$num\_runs$>$]}{run dhrystone}
31
\hline
32
\addorpcmd{globals}{}{show globals and their current values}
33
\addorpcmd{src\_addr}{$<$value$>$}{sets global parameter source address}
34
\addorpcmd{dst\_addr}{$<$value$>$}{sets global parameter destination address}
35
\addorpcmd{start\_addr}{$<$value$>$}{sets global parameter start address}
36
\addorpcmd{length}{$<$value$>$}{sets global parameter {\tt length}}
37
\addorpcmd{erase\_method}{$<$value$>$ $<$value$>$ $<$value$>$}{sets flash erase method global parameter (0=do~not~erase, 1=fully, 2=as~needed)}
38
\addorpcmd{set\_dest\_addr}{$<$addrhi$>$ $<$addrmid$>$ $<$addrlo$>$}{set destination address global parameter}
39
\addorpcmd{ip}{$<$value$>$ $<$value$>$ $<$value$>$}{sets {\tt ip} address global parameter}
40
\addorpcmd{srv\_ip}{$<$value$>$ $<$value$>$ $<$value$>$}{sets server ip address global parameter}
41
\hline
42
\addorpcmd{eth\_init}{}{init ethernet}
43
\addorpcmd{show\_txbd}{[$<$start BD$>$] [$<$max$>$]}{show Tx buffer desc}
44
\addorpcmd{show\_rxbd}{[$<$start BD$>$] [$<$max$>$]}{show Rx buffer desc}
45
\addorpcmd{send\_packet}{$<$length$>$ [$<$start data$>$] [$<$num\_of\_packets$>$]}{create and send packet(s)}
46
\addorpcmd{init\_txbd\_pool}{$<$max$>$}{initialize Tx buffer descriptors}
47
\addorpcmd{init\_rxbd\_pool}{$<$max$>$}{initialize Rx buffer descriptors}
48
\addorpcmd{show\_phy\_reg}{[$<$start\_addr$>$] [$<$end addr$>$]}{show PHY registers}
49
\addorpcmd{set\_phy\_reg}{$<$addr$>$ $<$value$>$}{set PHY register}
50
\addorpcmd{show\_mac\_regs}{}{show all MAC registers}
51
\addorpcmd{eth\_int\_enable}{}{enable ethernet interrupt}
52
\addorpcmd{show\_rx\_buffs}{[$<$show\_all$>$]}{show receive buffers (optional argument will also show empty buffers)}
53
\addorpcmd{show\_tx\_buffs}{}{show transmit buffers}
54
\hline
55
\addorpcmd{crt\_enable}{}{enables CRT}
56
\addorpcmd{crt\_disable}{}{disables CRT}
57
\addorpcmd{crt\_test}{}{enables CRT and displays some test patterns}
58
\addorpcmd{camera\_enable}{}{enables camera}
59
\addorpcmd{camera\_disable}{}{disables camera}
60
\hline
61
\end{tabular}
62
\end{centering}
63
\end{document}
64
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.