OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ram.ld] - Blame information for rev 644

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 140 julius
 
2 246 julius
 
3 2 marcus.erl
MEMORY
4
        {
5
        vectors : ORIGIN = 0x00000000, LENGTH = 0x00002000
6 375 julius
        /* Use all RAM */
7
        /* Put all sections into ram */
8 419 julius
 
9 246 julius
        ram     : ORIGIN = 0x00002000, LENGTH = 0x02000000 - 0x00002000
10 419 julius
 
11 375 julius
        /* Uncomment the following to work around bad pages in a flash mem */
12
        /* Put all sections except data, rodata into ram2 */
13
        /* On ORSoC dev board devices, for pages 132-134 (256Byte pages) */
14 419 julius
        /*
15 375 julius
        ram     : ORIGIN = 0x00001200, LENGTH = 0x8400 - 0x1200
16
        ram2     : ORIGIN = 0x8700, LENGTH = 0x02000000 - 0x8700
17 419 julius
        */
18 246 julius
        /* Uncomment the following to work around bad pages in a flash mem */
19 375 julius
        /* Put all sections except data, rodata into ram2 */
20
        /* On ORSoC dev board devices, for pages 180-182 (256Byte pages) */
21 246 julius
        /*
22 140 julius
        ram     : ORIGIN = 0x00001200, LENGTH = 0xB400 - 0x1200
23
        ram2     : ORIGIN = 0xb700, LENGTH = 0x02000000 - 0xb700
24 246 julius
        */
25 140 julius
        /*flash   : ORIGIN = 0xf0000000, LENGTH = 0x04000000*/
26 2 marcus.erl
        }
27
 
28 140 julius
 
29
 
30 2 marcus.erl
SECTIONS
31
{
32
        .vectors :
33
        {
34
        *(.vectors)
35
        } > vectors
36
 
37
        .text :
38
        {
39
        _text_begin = .;
40
        *(.text)
41
        _text_end = .;
42 419 julius
        } > ram
43
/*        } > ram2*/
44 2 marcus.erl
 
45
        .data :
46
        {
47
        *(.data)
48
        } > ram
49
 
50
        .rodata :
51
        {
52
        *(.rodata)
53
        *(.rodata.*)
54
        } > ram
55
 
56 467 julius
        .bss (NOLOAD):
57 2 marcus.erl
        {
58 463 julius
        . = ALIGN(4);
59
        _bstart = . ;
60 2 marcus.erl
        *(.bss)
61 463 julius
        _bend =  . ;
62 419 julius
        } > ram
63
/*        } > ram2 */
64 2 marcus.erl
 
65 467 julius
        .stack (NOLOAD):
66 2 marcus.erl
        {
67
        *(.stack)
68 467 julius
        _stack_top = .;
69 419 julius
        } > ram
70
/*        } > ram2 */
71 2 marcus.erl
 
72
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.