OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [arm/] [arm-arches.def] - Blame information for rev 717

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* ARM CPU architectures.
2
   Copyright (C) 1991, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001,
3
   2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011
4
   Free Software Foundation, Inc.
5
 
6
   This file is part of GCC.
7
 
8
   GCC is free software; you can redistribute it and/or modify it
9
   under the terms of the GNU General Public License as published
10
   by the Free Software Foundation; either version 3, or (at your
11
   option) any later version.
12
 
13
   GCC is distributed in the hope that it will be useful, but WITHOUT
14
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
   License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with GCC; see the file COPYING3.  If not see
20
   .  */
21
 
22
/* Before using #include to read this file, define a macro:
23
 
24
      ARM_ARCH(NAME, CORE, ARCH, FLAGS)
25
 
26
   The NAME is the name of the architecture, represented as a string
27
   constant.  The CORE is the identifier for a core representative of
28
   this architecture.  ARCH is the architecture revision.  FLAGS are
29
   the flags implied by the architecture.
30
 
31
   genopt.sh assumes no whitespace up to the first "," in each entry.  */
32
 
33
ARM_ARCH("armv2",   arm2,       2,   FL_CO_PROC | FL_MODE26 | FL_FOR_ARCH2)
34
ARM_ARCH("armv2a",  arm2,       2,   FL_CO_PROC | FL_MODE26 | FL_FOR_ARCH2)
35
ARM_ARCH("armv3",   arm6,       3,   FL_CO_PROC | FL_MODE26 | FL_FOR_ARCH3)
36
ARM_ARCH("armv3m",  arm7m,      3M,  FL_CO_PROC | FL_MODE26 | FL_FOR_ARCH3M)
37
ARM_ARCH("armv4",   arm7tdmi,   4,   FL_CO_PROC | FL_MODE26 | FL_FOR_ARCH4)
38
/* Strictly, FL_MODE26 is a permitted option for v4t, but there are no
39
   implementations that support it, so we will leave it out for now.  */
40
ARM_ARCH("armv4t",  arm7tdmi,   4T,  FL_CO_PROC |             FL_FOR_ARCH4T)
41
ARM_ARCH("armv5",   arm10tdmi,  5,   FL_CO_PROC |             FL_FOR_ARCH5)
42
ARM_ARCH("armv5t",  arm10tdmi,  5T,  FL_CO_PROC |             FL_FOR_ARCH5T)
43
ARM_ARCH("armv5e",  arm1026ejs, 5E,  FL_CO_PROC |             FL_FOR_ARCH5E)
44
ARM_ARCH("armv5te", arm1026ejs, 5TE, FL_CO_PROC |             FL_FOR_ARCH5TE)
45
ARM_ARCH("armv6",   arm1136js,  6,   FL_CO_PROC |             FL_FOR_ARCH6)
46
ARM_ARCH("armv6j",  arm1136js,  6J,  FL_CO_PROC |             FL_FOR_ARCH6J)
47
ARM_ARCH("armv6k",  mpcore,     6K,  FL_CO_PROC |             FL_FOR_ARCH6K)
48
ARM_ARCH("armv6z",  arm1176jzs, 6Z,  FL_CO_PROC |             FL_FOR_ARCH6Z)
49
ARM_ARCH("armv6zk", arm1176jzs, 6ZK, FL_CO_PROC |             FL_FOR_ARCH6ZK)
50
ARM_ARCH("armv6t2", arm1156t2s, 6T2, FL_CO_PROC |             FL_FOR_ARCH6T2)
51
ARM_ARCH("armv6-m", cortexm1,   6M,                           FL_FOR_ARCH6M)
52
ARM_ARCH("armv6s-m", cortexm1,  6M,                           FL_FOR_ARCH6M)
53
ARM_ARCH("armv7",   cortexa8,   7,   FL_CO_PROC |             FL_FOR_ARCH7)
54
ARM_ARCH("armv7-a", cortexa8,   7A,  FL_CO_PROC |             FL_FOR_ARCH7A)
55
ARM_ARCH("armv7-r", cortexr4,   7R,  FL_CO_PROC |             FL_FOR_ARCH7R)
56
ARM_ARCH("armv7-m", cortexm3,   7M,  FL_CO_PROC |             FL_FOR_ARCH7M)
57
ARM_ARCH("armv7e-m", cortexm4,  7EM, FL_CO_PROC |             FL_FOR_ARCH7EM)
58
ARM_ARCH("ep9312",  ep9312,     4T,  FL_LDSCHED | FL_CIRRUS | FL_FOR_ARCH4)
59
ARM_ARCH("iwmmxt",  iwmmxt,     5TE, FL_LDSCHED | FL_STRONG | FL_FOR_ARCH5TE | FL_XSCALE | FL_IWMMXT)
60
ARM_ARCH("iwmmxt2", iwmmxt2,    5TE, FL_LDSCHED | FL_STRONG | FL_FOR_ARCH5TE | FL_XSCALE | FL_IWMMXT)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.