OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [c6x/] [t-c6x-elf] - Blame information for rev 731

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
# Target Makefile Fragment for TI C6X using ELF.
2
# Copyright (C) 2010, 2011 Free Software Foundation, Inc.
3
# Contributed by CodeSourcery.
4
#
5
# This file is part of GCC.
6
#
7
# GCC is free software; you can redistribute it and/or modify it
8
# under the terms of the GNU General Public License as published
9
# by the Free Software Foundation; either version 3, or (at your
10
# option) any later version.
11
#
12
# GCC is distributed in the hope that it will be useful, but WITHOUT
13
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15
# License for more details.
16
#
17
# You should have received a copy of the GNU General Public License
18
# along with GCC; see the file COPYING3.  If not see
19
# .
20
 
21
EXTRA_HEADERS += $(srcdir)/ginclude/unwind-arm-common.h
22
 
23
# Use this variant for fully testing all CPU types
24
#MULTILIB_OPTIONS     = mbig-endian march=c674x/march=c64x/march=c67x/march=c67x+/march=c62x
25
#MULTILIB_DIRNAMES    = be c674x c64x c67x c67x+ c62x
26
 
27
MULTILIB_OPTIONS     = mbig-endian march=c674x
28
MULTILIB_DIRNAMES    = be c674x
29
MULTILIB_EXCEPTIONS  =
30
MULTILIB_MATCHES     =

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.